**MAHATMA GANDHI UNIVERSITY**



**SCHEME AND SYLLABI**

**FOR**

**M.TECH DEGREE PROGRAMME**

**IN**

**ELECTRONICS AND COMMUNICATION ENGINEERING**

**WITH SPECIALIZATION IN**

**ADVANCED ELECTRONICS AND COMMUNICATION**

**(2013 ADMISSION ONWARDS)**

**SEMESTER III**

|  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Sl. No.** | **Course No.** | **Subject** | **Hrs / Week** | | | **Evaluation Scheme (Marks)** | | | | | **Credits (C)** |
| **L** | **T** | **P** | **Sessional** | | | **ESE** | **Total** |
| **TA** | **CT** | **Sub Total** |  |
| 1 | **MCPRM 301** | Research Methodology | 4 | 0 | 0 | 25 | 25 | 50 | 100 | 150 | 4 |
| 2 | **MECEC 302** | VLSI Subsystem Design | 4 | 0 | 0 | 25 | 25 | 50 | 100 | 150 | 4 |
| 3 | **MECEC 303** | Mini Project or Industrial Training | 0 | 0 | 16 | 25 | 25 | 50 | 100 | 150 | 7 |
| Master’s Thesis Phase – I | 0 | 0 | 3 | 25 | 0 | 25 | 25 | 50 |
| **Total** | | | **8** | **0** | **19** | **100** | **75** | **175** | **325** | **500** | **15** |

**SEMESTER IV**

|  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Sl. No** | **Course No.** | **Subject** | **Hrs / Week** | | | **Evaluation Scheme (Marks)** | | | | | **Credits (C)** |
| **L** | **T** | **P** | **Sessional** | | | **ESE** | **Total** |
| **TA** | **CT** | **Sub Total** |  |  |  |
| 1 | **MECEC 401** | **Master’s Thesis** | **0** | **0** | **27** | **100** | **0** | **100** | **100** | **200** | **12** |
| 2 | **MECEC 402** | **Master’s Comprehensive Viva** | **0** | **0** | **0** | **0** | **0** | **0** | **100** | **100** | **3** |
| **Total** | | |  |  |  |  |  |  |  | **300** | **15** |
| **Grand Total of four Semesters** | | | | | | | | | | **3000** | **80** |

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **MCPRM 301** | **RESEARCH METHODOLOGY** | **L** | **T** | **P** | **C** |  |
|  |  | **4** | **0** | **0** | **4** |  |

**Module 1**

Introduction to research methodology. Types of research, research methods Vs methodology - stages of research process. Literature review – Problem definition- Research design for exploratory, descriptive and experimental research – Brief introduction to completely randomized design, randomized block design and Latin square designs (description only).

**Module 2**

Sampling fundamentals -Types of sampling: probability and non-probability sampling. Sampling theory, sampling distribution and sample size determination. Tools and techniques of data collection: Questionnaire and schedule for field surveys, interview, observation, simulation, experimental and case study methods. Collection, recording, editing, coding and scaling of data. Scale classification and types. Measurement of validity, reliability and practicality. Cronbach’s Alpha

**Module 3**

Descriptive and inferential statistics - Data analysis and interpretation –testing of hypothesis, testing of population mean, variance and proportion –Z test – t test – F test - chi square test. Test for correlation and regression –standard error of the estimate. Testing goodness of fit. Brief introduction to non parametric tests, factor analysis, discriminant analysis and path analysis (description only). Use of SPSS and other software.

**Module 4**

Meaning of interpretation and inference: importance and care for interpreting results. Presentation of reports: popular reports and technical reports - structure and style. Oral and written presentations: Parts of a research report. Guidelines for writing research papers and reports – Writing different sections of a research paper – Introduction, Methodology, Results, Discussion, Conclusion, Abstract – Writing the title. Methods of giving references and appendices: referencing styles. Ethics in research. Use of computers and internet in research.

**References**

1. C. R. Kothari, Research Methodology, Methods and techniques (New Age International Publishers, New Delhi, 2004).
2. R. Panneerseklvam, Research Methodology (Prentice Hall of India, New Delhi, 2011).
3. Ranjit Kumar, Research Methodology, A step by step approach (Pearson Publishers, New Delhi, 2005.
4. Management Research Methodology : K. N. Krishnaswami, Appa Iyer and M Mathirajan, Pearson Education, Delhi, 2010
5. Hand Book of Research Methodology : M N Borse, Sree Nivas Publications, Jaipur, 2004
6. Business Research Methods: William G Zikmund, South – Western Ltd, 2003
7. Research Methods in Social Science: P K Majumdar, Viva Books Pvt Ltd, New Delhi, 2005
8. Analyzing Quantitative Data: Norman Blaikie, SAGE Publications , London, 2003
9. SPSS for Windows: Pearson Education New Delhi, 2007

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **MECEC 302** | **VLSI SUBSYSTEM DESIGN** | **L** | **T** | **P** | **C** |  |
|  |  | **4** | **0** | **0** | **4** |  |

**Module 1**

**Static and Dynamic design:**tristate inverter, static CMOS logic gates, properties(2 input NAND, NOR), Logic efforts, Combinational logic circuits- Layout-examples; Fundamentals of dynamic logic: High performance dynamic circuits-Domino CMOS, Multi Output Domino Logic, Dual-rail Domino Logic, NP Domino logic(NORA), True-Single-Phase-Clock(TSPC) CMOS logic; Pass transistor and transmission gate logic, examples. Silicon-On-Insulator Circuit Design: Floating Body Voltage, SOI Advantages, Disadvantages.

**Module 2**

**Data path sub systems-adder and shifter**: design of adders: bit parallel, bit serial, carry look ahead adder,multi level circuits, carry save and carry skip adders, conditional sum adder, one/zero detector, magnitude comparator; Counters- binary, LFSR; parity generator; Shifters: Funnel shifter, Barrel shifter, Datapath design case study

**Module 3**

**Multiplier data path and control unit**: ALU design- design of multipliers: parallel multipliers, array, 2’s complement, Booth, Braun, Baugh-Wooley, Wallace tree, Dadda multipliers; serial multiplier. Design of control unit: FSM design procedure, PLA based design.

**Module 4**

**Designing of memory and array structures**: SRAM: SRAM Cells, Row Circuitry, Column Circuitry, Multi-Ported SRAM; DRAM: Subarray Architectures, Column Circuitry, Embedded DRAM; Read-Only Memory: Programmable ROMs, NAND ROMs; Flash Serial Access Memories: Shift Registers, Queues (FIFO, LIFO), Content-Addressable Memory: Programmable Logic Arrays, Robust Memory Design: Redundancy, Error Correcting Codes (ECC), Memory reliability and yield, Power dissipation in memories. Memory design:-case study.

**References:**

1. Weste and Harris, “Integrated Circuit Design”, 4/e, 2011, Pearson Education.
2. Kamran Eshraghian, Douglas A Pucknell, “Essentials of VLSI Circuits and systems”, Prentice Hall of India, 2011
3. John P Uyemura, “Introduction to VLSI circuits and systems”, John Wiley and Sons,2012
4. C.Mead and L.Coway, “Introduction to VLSI systems”, Addison Wesley,1999
5. Rabaey, [Chandrakasan](http://www.amazon.com/s/ref=ntt_athr_dp_sr_2?_encoding=UTF8&field-author=Anantha%20Chandrakasan&search-alias=books&sort=relevancerank) and [Nikolic](http://www.amazon.com/s/ref=ntt_athr_dp_sr_3?_encoding=UTF8&field-author=Borivoje%20Nikolic&search-alias=books&sort=relevancerank), “Digital Integrated Circuits – A Design Perspective”, 2/e, Pearson Education.
6. S.Srinivasan, “VLSI Circuits”, NPTEL Courseware, 2005

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **MECEC 303** | **MINI PROJECT/ INDUSTRIAL TRAINING & MASTER’S THESIS PHASE-1** | **L** | **T** | **P** | **C** |
| **0** | **0** | **19** | **7** |

In Industrial Training / Mini Project the student shall undergo Industrial training of one month duration or Mini Project of two months duration. Industrial training should be carried out in an industry / company approved by the institution and under the guidance of a staff member in the concerned field. At the end of the training, he / she has to submit a report on the work being carried out. The mini project is designed to develop practical ability and knowledge about practical tools/techniques in order to solve the actual problems related to the industry, academic institutions or similar area. Students can take up any application level/system level project pertaining to a relevant domain. Projects can be chosen either from the list provided by the faculty or in the field of interest of the student. For external projects, students should obtain prior permission after submitting the details to the guide and synopsis of the work. The project guide should have a minimum qualification of ME/M.Tech in relevant field of work. At the end of each phase, presentation and demonstration of the project should be conducted, which will be evaluated by a panel of examiners. A detailed project report duly approved by the guide in the prescribed format should be submitted by the student for final evaluation. Publishing the work in Conference Proceedings/ Journals with National/ International status with the consent of the guide will carry an additional weightage in the review process.

In Master’s Thesis Phase-I, the students are expected to select an emerging research area in the field of specialization. After conducting a detailed literature survey, they should compare and analyze research work done and review recent developments in the area and prepare an initial design of the work to be carried out as Master’s Thesis. It is mandatory that the students should refer National and International Journals and conference proceedings while selecting a topic for their thesis. He/She should select a recent topic from a reputed International Journal, preferably IEEE/ACM. Emphasis should be given for introduction to the topic, literature survey, and scope of the proposed work along with some preliminary work carried out on the thesis topic.

Students should submit a copy of Phase-I thesis report covering the content discussed above and highlighting the features of work to be carried out in Phase-II of the thesis. The candidate should present the current status of the thesis work and the assessment will be made on the basis of the work and the presentation, by a panel of internal examiners in which one will be the internal guide. The examiners should give their suggestions in writing to the students so that it should be incorporated in the Phase–II of the thesis.

Both Mini project/Industrial training and Master’s Thesis-1 undergo an evalution by a panel of examiners including atleast one external examiner appointed by university and internal examiner.

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **MECEC 401** | **MASTER’S THESIS** | **L** | **T** | **P** | **C** |
| **0** | **0** | **27** | **12** |

In the fourth semester, the student has to continue the thesis work and after successfully finishing the work, he / she has to submit a detailed bounded thesis report. The evaluation of M Tech Thesis will be carried out by a panel of examiners including atleast one external examiner appointed by university and internal examiner. The work carried out should lead to a publication in a National / International Conference or Journal. The papers received acceptance before the M.Tech evaluation will carry specific weightage.

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **MECEC 402** | **MASTER’S COMPREHENSIVE VIVA** | **L** | **T** | **P** | **C** |
| **0** | **0** | **0** | **3** |

|  |  |
| --- | --- |
|  |  |
|

A comprehensive viva-voce examination will be conducted at the end of the fourth semester by a panel of internal examiner and external examiners appointed by the university to assess the candidate’s overall knowledge in the respective field of specialization.